

## IPB230N06L3 G-VB Datasheet N-Channel 60 V (D-S) MOSFET


PRODUCT SUMMARY							
V <sub>DS</sub> (V)	R <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A) <sup>a, e</sup>	Q <sub>g</sub> (Max)				
60	0.032 at V <sub>GS</sub> = 10 V	50	66 nC				
	0.035 at V <sub>GS</sub> = 4.5 V	40	00110				

### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- Surface Mount
- Available in Tape and Reel
- Dynamic dV/dt Rating
- Logic-Level Gate Drive
- Fast Switching
- Compliant to RoHS Directive 2002/95/EC



D<sup>2</sup>PAK (TO-263)



ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25 °C, unless otherwise noted) PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage 60 V<sub>DS</sub> V Gate-Source Voltage ± 10 V<sub>GS</sub> Continuous Drain Current<sup>f</sup> T<sub>C</sub> = 25 °C 50 V<sub>GS</sub> at 10 V  $I_D$ Continuous Drain Current T<sub>C</sub> = 100 °C 36 А Pulsed Drain Currenta 200  $I_{DM}$ Linear Derating Factor 1.0 W/°C Linear Derating Factor (PCB Mount)e 0.025 Single Pulse Avalanche Energy<sup>b</sup> E<sub>AS</sub> 400 mJ Maximum Power Dissipation T<sub>C</sub> = 25 °C 150 W  $P_D$ Maximum Power Dissipation (PCB Mount)e T<sub>A</sub> = 25 °C 3.7 Peak Diode Recovery dV/dtc dV/dt 4.5 V/ns Operating Junction and Storage Temperature Range - 55 to + 175 T<sub>J</sub>, T<sub>stg</sub> °C Soldering Recommendations (Peak Temperature)<sup>d</sup> 300<sup>d</sup> for 10 s

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b.  $V_{DD} = 25 \text{ V}$ , starting  $T_J = 25 \text{ °C}$ ,  $L = 179 \text{ }\mu\text{H}$ ,  $R_g = 25 \Omega$ ,  $I_{AS} = 51 \text{ A}$  (see fig. 12). c.  $I_{SD} \le 51 \text{ A}$ ,  $dI/dt \le 250 \text{ }A/\mu\text{s}$ ,  $V_{DD} \le V_{DS}$ ,  $T_J \le 175 \text{ °C}$ .

e. When mounted on 1" square PCB (FR-4 or G-10 material).

f. Current limited by the package, (die current = 51 A).

COMPLIANT HALOGEN FREE

d. 1.6 mm from case.



THERMAL RESISTANCE RATI		1						
PARAMETER	SYMBOL	TYP. MAX.			UNIT			
Maximum Junction-to-Ambient	R <sub>thJA</sub>	- 62						
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	- 40			°C/W			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	- 1.0						
ote . When mounted on 1" square PCB (FR-4 o	or G-10 material	).						
SPECIFICATIONS (T <sub>J</sub> = 25 °C, u	nless otherw	ise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static					-			
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub>	= 0, I <sub>D</sub> = 25	0 μΑ	60	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I <sub>D</sub> = 1 mA		-	0.070	-	V/°C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 µA		1.0	-	3.0	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{GS} = \pm 10 V$		-	-	± 100	nA	
		$V_{DS} = 60 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	-	25	μA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 150 \text{ °C}$		-	-	250		
		V <sub>GS</sub> = 10 V		= 21 A <sup>b</sup>	-	0.032	-	Ω
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 V$	_	= 15 A <sup>b</sup>	-	0.035	-	
Forward Transconductance	g <sub>fs</sub>	$V_{DS} = 25 \text{ V}, \text{ I}_{D} = 21 \text{ A}^{\text{b}}$		23	-	_	S	
Dynamic	513	20	, ,					
Input Capacitance	C <sub>iss</sub>				-	3000	-	
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5		_	1000	-	pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	200	_		
Total Gate Charge	Qg				_	60	-	<u> </u>
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 5.0 V$ $I_D = 51 A, V_{DS} = 48 V,$		_	10	-	nC	
Gate-Drain Charge	Q <sub>gd</sub>	vGS - 0.0 v	see fig. 6 and 13 <sup>b</sup>			40	_	
Turn-On Delay Time		$V_{DD}$ = 30 V, I <sub>D</sub> = 51 A, R <sub>g</sub> = 4.6 Ω, R <sub>D</sub> = 0.56 Ω, see fig. 10 <sup>b</sup>		_	17	-	- ns	
Rise Time	t <sub>d(on)</sub>			_	230			
Turn-Off Delay Time	t <sub>r</sub>			-	42	-		
,	t <sub>d(off)</sub>			-		-		
Fall Time	t <sub>f</sub>			-	110	-		
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L <sub>S</sub>			-	7.5	-		
Drain-Source Body Diode Characteristic	s	•			•			•
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	50 <sup>c</sup>	A	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	200		
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 51 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	2.5	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>	$- T_{J} = 25 \text{ °C}, I_{F} = 51 \text{ A}, \text{ dl/dt} = 100 \text{ A/}\mu\text{s}^{\text{b}}$		-	130	180	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.84	1.3	μC	
Forward Turn-On Time t <sub>on</sub> Intrinsic turn-on time is negligible (turr				I			. ·	

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width  $\leq 300 \ \mu$ s; duty cycle  $\leq 2 \ \%$ . c. Current limited by the package, (Die Current = 51 A).








Fig. 1 - Typical Output Characteristics,  $T_C = 25 \ ^{\circ}C$ 





Fig. 2 - Typical Output Characteristics, T<sub>C</sub> = 150 °C








Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms



Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit




a.  $V_{GS}$  = 5 V for logic level devices

Fig. 14 - For N-Channel



## **RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)



# Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

# **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.